new beta bios for X399 is up on ASRock site |
Post Reply | Page <1 1112131415 25> |
Author | |
lowdog
Newbie Joined: 16 Apr 2017 Location: Australia Status: Offline Points: 194 |
Post Options
Thanks(0)
|
Also why the phuck do Asrock set the default bus clock on all their bios at 99.8
Why not just have it at 100!....I hate seeing my 4.1GHz clock read 4.091 FFS! |
|
X399 Fat Pro Gaming bios 3.10 - TR4 1900X - 64GB G-SKILL TridentZ F4-3200C14Q-64GTZ @ 3133MHz - Vega 64 AIO with EK block - WC Custom loop - 1500W Silverstone PSU - yay
|
|
gizmic
Groupie Joined: 13 Jun 2018 Location: Hong Kong Status: Offline Points: 677 |
Post Options
Thanks(0)
|
because CPU clocks are 66.667 what you see in windows is already rounded
like how you call it 4.1Ghz instead of 4.191.60
|
|
|
|
The User
Newbie Joined: 25 Jul 2018 Status: Offline Points: 2 |
Post Options
Thanks(0)
|
ajc9988
Newbie Joined: 25 Jun 2018 Status: Offline Points: 32 |
Post Options
Thanks(0)
|
How do you not know what spread spectrum is. Because of possible electromagnetic interference, they do a slight offset to the value set. It spreads out what spectrums are being used so that other devices nearby do not inject errors into the signals on the MB. Why don't you look it up. It has only been part of computer systems for decades. Good job for a baseless complaint. |
|
// 1950X @ 4.05GHz @ 1.2875V // Asrock X399 Taichi // G.Skill 4133 Trident Z @ 3600 CL14 17 17 17 34 48 4x8GB //
// EVGA 980 Ti Classy // Custom Liquid Cooling Loop // |
|
ajc9988
Newbie Joined: 25 Jun 2018 Status: Offline Points: 32 |
Post Options
Thanks(0)
|
"
Spread-spectrum clock generation (SSCG) is used in some synchronous digital systems, especially those containing microprocessors, to reduce the spectral density of the electromagnetic interference (EMI) that these systems generate. A synchronous digital system is one that is driven by a clock signal and, because of its periodic nature, has an unavoidably narrow frequency spectrum. In fact, a perfect clock signal would have all its energy concentrated at a single frequency (the desired clock frequency) and its harmonics. Practical synchronous digital systems radiate electromagnetic energy on a number of narrow bands spread on the clock frequency and its harmonics, resulting in a frequency spectrum that, at certain frequencies, can exceed the regulatory limits for electromagnetic interference (e.g. those of the FCC in the United States, JEITA in Japan and the IEC in Europe). Spread-spectrum clocking avoids this problem by using one of the methods previously described to reduce the peak radiated energy and, therefore, its electromagnetic emissions and so comply with electromagnetic compatibility (EMC) regulations. It has become a popular technique to gain regulatory approval because it requires only simple equipment modification. It is even more popular in portable electronics devices because of faster clock speeds and increasing integration of high-resolution LCD displays into ever smaller devices. As these devices are designed to be lightweight and inexpensive, traditional passive, electronic measures to reduce EMI, such as capacitors or metal shielding, are not viable. Active EMI reduction techniques such as spread-spectrum clocking are needed in these cases. However, spread-spectrum clocking, like other kinds of dynamic frequency change, can also create challenges for designers. Principal among these is clock/data misalignment, or clock skew. Note that this method does not reduce total radiated energy, and therefore systems are not necessarily less likely to cause interference. Spreading energy over a larger bandwidth effectively reduces electrical and magnetic readings within narrow bandwidths. Typical measuring receivers used by EMC testing laboratories divide the electromagnetic spectrum into frequency bands approximately 120 kHz wide.[6] If the system under test were to radiate all its energy in a narrow bandwidth, it would register a large peak. Distributing this same energy into a larger bandwidth prevents systems from putting enough energy into any one narrowband to exceed the statutory limits. The usefulness of this method as a means to reduce real-life interference problems is often debated, as it is perceived that spread-spectrum clocking hides rather than resolves higher radiated energy issues by simple exploitation of loopholes in EMC legislation or certification procedures. This situation results in electronic equipment sensitive to narrow bandwidth(s) experiencing much less interference, while those with broadband sensitivity, or even operated at other higher frequencies (such as a radio receiver tuned to a different station), will experience more interference. FCC certification testing is often completed with the spread-spectrum function enabled in order to reduce the measured emissions to within acceptable legal limits. However, the spread-spectrum functionality may be disabled by the user in some cases. As an example, in the area of personal computers, some BIOS writers include the ability to disable spread-spectrum clock generation as a user setting, thereby defeating the object of the EMI regulations. This might be considered a loophole, but is generally overlooked as long as spread-spectrum is enabled by default. An ability to disable spread-spectrum clocking in computer systems is considered useful for overclocking, as spread spectrum can lower maximum clock speed achievable due to clock skew." https://en.wikipedia.org/wiki/Spread_spectrum |
|
// 1950X @ 4.05GHz @ 1.2875V // Asrock X399 Taichi // G.Skill 4133 Trident Z @ 3600 CL14 17 17 17 34 48 4x8GB //
// EVGA 980 Ti Classy // Custom Liquid Cooling Loop // |
|
SoniC
Newbie Joined: 23 May 2017 Status: Offline Points: 183 |
Post Options
Thanks(0)
|
LOL. If this is the only problem identified till date (Spread Spectrum and rounding up the clock) then I'll gladly install this new BIOS/UEFI
Anyone tested P-States OC, Memory Stability & OC ?
|
|
-=SoniC=-
TR x1950, ASRock X399 FPG (v. 3.33A), G.Skill 3200 CL14 64GB, Enermax LiqTech 280, AMD Vega 64 LC, 10x HDDs (mostly Hitachi), 2x M.2 (970EVO,960Pro), Xonar DX, AX1200i PSU |
|
JayB33
Newbie Joined: 04 Dec 2017 Status: Offline Points: 69 |
Post Options
Thanks(0)
|
lowdog
Newbie Joined: 16 Apr 2017 Location: Australia Status: Offline Points: 194 |
Post Options
Thanks(0)
|
Same A5 with Dr Debug...??..a bug? I'm not Caaaapt Geeeeek know it all..... spread spectrum Edited by lowdog - 26 Jul 2018 at 5:09am |
|
X399 Fat Pro Gaming bios 3.10 - TR4 1900X - 64GB G-SKILL TridentZ F4-3200C14Q-64GTZ @ 3133MHz - Vega 64 AIO with EK block - WC Custom loop - 1500W Silverstone PSU - yay
|
|
lowdog
Newbie Joined: 16 Apr 2017 Location: Australia Status: Offline Points: 194 |
Post Options
Thanks(0)
|
P-States OC only works with 1950X and vcore will down volt when idle as will clocks.....it doesn't work correctly with 1920X or 1900X as it will only down clock at idle but not down volt....have to ask AMD why that is I suppose but that is my findings as well as Asrock TSD after they tested with 1950X and 1920X after I prompted them too. Edited by lowdog - 26 Jul 2018 at 12:22pm |
|
X399 Fat Pro Gaming bios 3.10 - TR4 1900X - 64GB G-SKILL TridentZ F4-3200C14Q-64GTZ @ 3133MHz - Vega 64 AIO with EK block - WC Custom loop - 1500W Silverstone PSU - yay
|
|
TANWare
Newbie Joined: 24 Sep 2017 Status: Offline Points: 120 |
Post Options
Thanks(0)
|
So fr so good, but again no issues here with 3.0 either.
|
|
Post Reply | Page <1 1112131415 25> |
Tweet
|
Forum Jump | Forum Permissions You cannot post new topics in this forum You cannot reply to topics in this forum You cannot delete your posts in this forum You cannot edit your posts in this forum You cannot create polls in this forum You cannot vote in polls in this forum |